====== Tools ======

^ Tool ^ Use ^
| [[tools:risc|RISC workbench]] | Assemble, disassemble and step the C RISC model in the browser. Inspect registers, memory, pipeline stages and the framebuffer. |

[[examples:start|Worked examples]]. [[risc:opcodes|Opcode reference]].